# 深圳市天广宽科技有限公司

ShenZhen TGK Technology Co., LTD



# TM12864D-1 V1.0

## (Liquid Crystal Display Module)

深圳市天广宽科技有限公司 联系人:刘先生 15814006809 电 话:0755-83685744,33591871. 传 真:0755-33591872,83685744 邮 箱:sg2966@163.com QQ:474301523 网 址:http://www.tgklcd.com http://www.tgklcd.com %圳市福田区赛格电子市场天广宽电子经营部 经销地址:深圳市福田区华强北路赛格广场二楼2834#

## CONTENTS

Mechanical diagram

Absolute maximum ratings

Interface pin connections

Optical characteristics

Electrical characteristics

KS0107B KS0108B Write or read cycle

Timing characteristics


Block diagram

Display commands

Reliability and lift time

**Operating Principles & Methods** 

### Mechanical diagram



### Absolute maximum ratings

Item	Symbol	Min.	Max.	Unit
Supply voltage for logic	Vdd - Vss	0	6.5	V
Input voltage	Vin	0	Vdd	v
Operating temperature range	T0p	-20	70	ř
Storage temperature range	Tst	-25	75	0

### > Interface pin connections

Pin No.	Symbol	Level	Description
1	Vdd	3.3V5.0V	Supply voltage for logic and LCD (+)
2	Vss	0V	Ground
3	V0	-	Operating voltage for LCD (variable)
4~11	DB0~DB7	H/L	Data bit 0~7
12	CS2	L	Chip select signal for IC2
13	CS1	L	Chip select signal for IC1
14	/RES	L	Reset signal
15	R/W	H/L	H: read (MUP< - module),L: write (MPU -> module)
16	D/I	H/L	H: data, L: instruction code
17	E	H, H L	Chip enable signal
18	VEE	_	Operating voltage for LCD (variable)
19	А	3.3V5.0V	Backlight power supply
20	К	0V	Backlight power supply

### > Optical characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing angle	θ	Cr≥2	-60	-	35	deg
viewing angle		Cr <i>∎</i> 2	-40	-	40	deg
Contrast ratio (rise)	Cr		-	6	-	
Response time (fall)	Tr	-	-	150	250	ms
	Tr	-	-	150	250	ms

STN Type display module (Ta=25°C, Vdd=5.0V)

### > Electrical characteristics

Item		Symbol	Condition	Star	ndard v	alue	Unit	
Item		Symbol	Condition	Min.	Тур.	Max.	Omt	
Supply voltage for Logic		Vdd - Vss	-	4.75	5.0	5.25	V	
Supply voltage for	LCD	Vdd-V0	-	-	9.5	-	v	
Supply ourrant for	Logic	Idd	-	-	2.5	-	mA	
Supply current for	LCD	Iee	-	-	1.0	-	ША	
Operating voltage	for I CD		-	-	-	-		
	Operating voltage for LCD (Recommended)		25°C	-	9.5	-		
(Recommente	eu)		-	-	-	-		
Input voltage	H: level	Vih	High level	0.7Vdd	-	Vdd	V	
Input voltage	L: Level	Vil	Low level	0	-	0.3Vdd		

### **Electrical Absolute Maximum Ratings (KS0107B)**

Parameter	Symbol	Rating	Unit	Note
Operating voltage	V <sub>DD</sub>	-0.3 ~ +7.0	V	*1
Supply voltage	V <sub>EE</sub>	$V_{DD}$ -19.0 ~ $V_{DD}$ +0.3	V	*4
Driver supply voltage	V <sub>B</sub>	$-0.3 \sim V_{DD} + 0.3$	V	*1,2
	V <sub>LCD</sub>	$V_{\rm EE}$ -0.3 ~ $V_{\rm DD}$ +0.3	V	*3,4

#### \*Notes:

\*1. Based on  $V_{SS} = 0V$ 

- \*2. Applies to input terminals and I/O terminals at high impedance. (Except V0L, V1L, V4L, and V5L)
- \*3. Applies to V0L, V1L, V4L, and V5L.

\*4. Voltage level:  $V_{DD} \ge V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 \ge V_{EE}$ 

### **DC Electrical Characteristics (KS0107B)**

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Operating voltage	V <sub>DD</sub>	-	4.5	-	5.5		
Input voltage	V <sub>IH</sub>	-	$0.7_{\rm VDD}$	-	V <sub>DD</sub>		*1
input voltage	V <sub>IL</sub>	-	Vss	-	$0.3V_{DD}$	V	1
output voltage	V <sub>OH</sub>	$I_{OH}$ = -0.4mA	VDD-0.4	-	-		*2
output voltage	V <sub>OL</sub>	$I_{OL} = 0.4 mA$	-	-	0.4		· 2
Input leakage current	I <sub>LKG</sub>	$V_{IN} = V_{DD} \sim V_{SS}$	-1.0	-	+1.0	μA	*1
	fosc	Rf=47k $\Omega \pm 2\%$	315	450	585	1.1	г <b>т</b> _
OSC Frequency		Cf=20pF $\pm$ 5%				K	Hz
On Resistance	R <sub>ONS</sub>	$V_{DD}$ - $V_{EE}$ =17V	-	-	1.5	1.0	
(Vdiv-Ci)		Load current $\pm 150 \mu A$				kΩ	
	I <sub>DD1</sub>	Master mode	-	-	1.0		*3
Operating current		1/128 Duty					• 5
Operating current	I <sub>DD2</sub>	Master mode	-	-	0.2	mA	*4
		1/128 Duty				IIIA	•4
Supply Current	IEE	Master mode	-	-	0.1		*5
Suppry Current		1/128 Duty					5
Operating	fop1	Master mode	50	-	600		
		External Duty				k	Hz
Frequency	fop2	Slave mode	0.5	-	1500		

(VDD= 4.5 to 5.5V, VSS=0V, VDD-VEE=8~17V, Ta= -30 to +85°C)

#### Notes

- \*1. Applies to input terminals FS, DS1, DS2, CR, SHL, MS and PCLK2 and I/O terminals DIO1, DIO2, M, and CL2 in the input state.
- \*2. Applies to output terminals CLK1, CLK2 and FRM and I/O terminals DIO1, DIO2, M, and CL2 in the output state.
- \*3. This value is specified about current flowing through Vss.

Internal oscillation circuit: Rf=47k  $\Omega$  , cf=20pF

Each terminals of DS1, DS2, FS, SHL, and MS is connected to VDD and out is no load.

\*4. This value is specified about current flowing through Vss.

Each terminals is DS1, DS2, FS, SHL, PCLK2 and CR is connected to VDD,MS is connected to Vss and CL2, M, DIO1 is external clock.

\*5. This value is specified about current flowing through VEE, Don't connect to VLCD (V1~V5).

### **Electrical Absolute Maximum Ratings (KS0108B)**

Parameter	Symbol	Rating	Unit	Note
Operating voltage	V <sub>DD</sub>	-0.3 ~ +7.0	V	*1
Supply voltage	V <sub>EE</sub>	$V_{DD}$ -19.0 ~ $V_{DD}$ +0.3	V	*4
Driver supply voltage	V <sub>B</sub>	$-0.3 \sim V_{DD} + 0.3$	V	*1,3
	V <sub>LCD</sub>	$V_{\rm EE}$ -0.3 ~ $V_{\rm DD}$ +0.3	V	*2

#### \*Notes:

- \*1. Based on  $V_{SS} = 0V$
- \*2. Applies the same supply voltage to VEE. VLCD=VDD-VEE.
- \*3. Applies to M, FRM, CLK1, CLK2, CL, RESETB, ADC, CS1B, CS2B, CS3, E, R/W, RS and DB0~DB7.
- \*4. Applies V0L, V2L, V3L and V5L.

Voltage level:  $V_{DD} \ge V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 \ge V_{EE}$ 

### **DC Electrical Characteristics (KS0108B)**

(VDD= 4.5 to 5.5V, VSS=0V, VDD-VEE=8~17V, Ta= -30 to +85°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Operating voltage	V <sub>DD</sub>	-	4.5	-	5.5		
Input High voltage	V <sub>IH1</sub>	-	$0.7_{\rm VDD}$	-	V <sub>DD</sub>		*1
input riigh voltage	V <sub>IH2</sub>	-	2.0	-	V <sub>DD</sub>		*2
Input Low voltage	V <sub>IL1</sub>	-	0	-	$0.3V_{DD}$	V	*1
input Low voltage	V <sub>IL2</sub>	-	0	-	0.8		*2
Output High Voltage	V <sub>OH</sub>	$I_{OH}$ = -0.2mA	2.4	-	-		*3
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = 1.6 mA$	-	-	0.4		*3
Input leakage current	I <sub>LKG</sub>	$V_{IN} = V_{SS} \sim V_{DD}$	-1.0	-	+1.0	μA	*4
Three-state (OFF)	Itsl	$V_{IN} = V_{SS} \sim V_{DD}$	-5.0		5.0		*5
Input Current				-			. 9
Driver Input leakage	Idil	$V_{IN} = V_{EE} \sim V_{DD}$	-2.0		2.0		*6
current							0
On Resistance	R <sub>ONS</sub>	$V_{DD}$ - $V_{EE}$ =15V	-		7.5	kΩ	*8
(Vdiv-Ci)		Load current $\pm 100 \mu A$		-		K aa	.0
	I <sub>DD1</sub>	During Display	-	-	0.1		*7
Operating current	I <sub>DD2</sub>	During Access	-		0.5	mA	*7
		Access Cycle=1MHz		-			. 1


#### Notes

- \*1. CL, FRM, M, RSTB, CLK1, CLK2
- \*2. CS1B, CS2B, CS3, E, R/W, RS, DB0~DB7
- \*3. DB0~DB7
- \*4. Except DB0~DB7
- \*5. DB0~DB7 at high impedance
- \*6. V0, V1, V3, V3, V4, V5
- \*7. 1/64 duty, FCLK=250KHZ, Frame Frequency=70HKZ, Output: No Load
- \*8. VDD-VEE=15.5V V0L>V2L>= VDD-2/7(VDD-VEE)>V3L= VEE+2/7(VDD-VEE)>V5L


### > Write or read cycle

Characteristic	Symbol	Min.	Тур.	Max.	Unit
E cycle	Tc	1000	-	-	ns
E high level width	Twh	450	-	-	ns
E low level width	Twl	450	-	-	ns
E rise time	Tr	-	-	25	ns
E fall time	Tf	-	-	25	ns
Address set-up time	Tasu	140	-	-	ns
Address hold time	Tah	10	-	-	ns
Data set-up time	Tdsu	200	-	-	ns
Data delay time	Td	-	-	320	ns
Data hold time (write)	Tdhw	10	-	-	ns
Data hold time (read)	Tdhr	20	-	-	ns


### $\diamond$ Write timing



### $\diamond$ Read timing



### ♦ Block diagram



\*Note

1/64 duty, 1/9 bias V<sub>DD</sub>>V1≥V2≥V3≥V4≥V5>V<sub>EE</sub>

ShenZhen TGK Technology Co., LTD

9

### ♦ Display Control Instruction

The display control instructions control the internal state of the KS0108B. Instruction is received from MPU to KS0108B for the display control. The following table shows various instructions.

Instruction	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
Read Display Data	1	1			•	Read	l data		•	•	Reads data (DB[7:0])from display data RAM to the data bus.
Write Display Data	1	0				Write		Writes data (DB[7:0]) into display data RAM. After writing instruction, Y address is incriminated by 1 automatically			
Status Read	0	1	Busy	0	ON/ OFF	Re- set	0	0	0	0	Reads the internal status BUSY 0: Ready 1: In operation ON/OFF 0: Display ON 1: Display OFF RESET 0: Normal 1: Reset
Set Address (Y address)	0	0	0	1			Y addres	ss (0~63)	)		Sets the Y address in the Y address counter
Set Display Start Line	0	0	1	1		Disj	play star	t line (0	~63)		Indicates the display data RAM displayed at the top of the screen.
Set Address (X address)	0	0	1	0	1	1 1 Page (0~7)		Sets the X address at the X address register.			
Display On/off	0	0	0	0	1	1	1	1	1	0/1	Controls the display ON or OFF. The internal status and the DDRAM data is not affected. 0: OFF, 1: ON

#### 1. Display On/Off

The display data appears when D is 1 and disappears when D is 0. Though the data is not on the screen with D=0, it remains in the display data RAM. Therefore, you can make it appear by changing D=0 into D=1.

			11	-					
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	1	1	D

#### 2. Set Address (Y Address)

Y address (AC0~AC5) of the display data RAM is set in the Y address counter.

An address is set by instruction and increased by 1 automatically by read or write operations of display data.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

#### 3. Set Page (X Address)

X address (AC0~AC2) of the display data RAM is set in the X address register. Writing or reading to or from MPU is executed in this specified page until the next page is set.

]	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	1	0	1	1	1	AC2	AC1	AC0

#### 4. Display Start Line (Z Address)

Z address (AC0~AC5) of the display data RAM is set in the display start line register and displayed at the top of the screen.

When the display duty cycle is 1/64 or others  $(1/32 \sim 1/64)$ , the data of total line number of LCD screen, from the line specified by display start line instruction, is displayed.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	AC5	AC4	AC3	AC2	AC1	AC0

#### 5. Status Read

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	BUSY	0	ON/OFF	RESET	0	0	0	0

#### • BUSY

When BUSY is 1, the Chip is executing internal operation and no instructions are accepted. When BUSY is 0, the Chip is ready to accept any instructions.

- ON/OFF When ON/OFF is 1, the display is on. When ON/OFF is 0, the display is off.
- RESET

When RESET is 1, the system is being initialized.

In this condition, no instructions except status read can be accepted.

When RESET is 0, initializing has finished and the system is in the usual operation condition.

#### 6. Write Display Data

Writes data (D0~D7) into the display data RAM.

After writing instruction, Y address is increased by 1 automatically.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

#### 7. Read Display Data

Reads data (D0~D7) from the display data RAM. After reading instruction, Y address is increased by 1 automatically.

	-				-		•		
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

### Operating principles & methods

#### 1. I/O Buffer

Input buffer controls the status between the enable and disable of chip. Unless the CS1B to CS3 is in active mode, Input or output of data and instruction does not execute. Therefore internal state is not change. But RSTB and ADC can operate regardless CS!B-CS3.

#### 2. Input register

Input register is provided to interface with MPU which is different operating frequency. Input register stores the data temporarily before writing it into display RAM.

When CS1B to CS3 are in the active mode, R/W and RS select the input register. The data from MPU is written into input register. Then writing it into display RAM. Data latched for falling of the E signal and write automatically into the display data RAM by internal operation.

#### 3. Output register

Output register stores the data temporarily from display data RAM when CS1B, CS2B and CS3 are in active mode and R/W and RS=H, stored data in display data RAM is latched in output register. When CS1B to CS3 is in active mode and R/W=H, RS=L, status data (busy check) can read out.

To read the contents of display data RAM, twice access of read instruction is needed. In first access, data in display data RAM is latched into output register. In second access, MPU can read data which is latched. That is to read the data in display data RAM, it needs dummy read. But status read is not needed dummy read.

RS	R/W	Function
т	L	Instruction
L	Н	Status read (busy check)
Н	L	Data write (from input register to display data RAM)
п	Н	Data read (from display data RAM to output register)

#### 4. Reset

The system can be initialized by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occurred.

1. Display off

2. Display start line register become set by 0. (Z-address 0)

While RSTB is low, No instruction except status read can by accepted. Therefore, execute other instructions after making sure that DB4= (clear RSTB) and DB7=0 (ready) by status read instruction. The conditions of power supply at initial power up are shown in table 1.

Table 1. Por	wer Supply	Initial	Conditions
--------------	------------	---------	------------


Item	Symbol	Min	Тур	Max	Unit
Reset Time	t <sub>RS</sub>	1.0	-	-	us
Rise Time	t <sub>R</sub>	-	-	200	ns

V <sub>DD</sub>	4.5[V] ← t <sub>RS</sub> →
RSTB	0.7V <sub>DD</sub> 0.3V <sub>DD</sub>

#### 5. Busy flag

Busy flag indicates that KS0108B is operating or no operating. When busy flag is high, KS0108B is in internal operating.

When busy flag is low, KS0108B can accept the data or instruction. DB7indicates busy flag of the KS0108B.



#### 6. Display On/Off Flip-Flop

The display on/off flip-flop makes on/off the liquid crystal display. When flip-flop is reset (logical low), selective voltage or non-selective voltage appears on segment output terminals. When flip-flop is set (logic high), non selective voltage appears on segment output terminals regardless of display RAM data. The display on/off flip-flop can changes status by instruction. The display data at all segments disappear while RSTB is low.

The status of the flip-flop is output to DB5 by status read instruction. The display on/off flip-flop synchronized by CL signal.

#### 7. X Page Register

X page register designates pages of the internal display data RAM. Count function is not available. An address is set by instruction.

#### 8. Y address counter

Y address counter designates address of the internal display data RAM. An address is set by instruction and is increased by 1 automatically by read or writes operations of display data.

#### 9. Display Data RAM

Display data RAM stores a display data for liquid crystal display. To indicate on state dot matrix of liquid crystal display, write datra1. The other way, off state, writes 0. Display data RAM address and segment output can be controlled by ADC signal. ADC=H => Y-address 0: S1~Y address 63: S64 ADC=L => Y-address 0: S64~Yaddress 63: S1 ADC terminal connect the V<sub>DD</sub> or V<sub>SS</sub>.

#### **10.** Display Start Line Register

The display start line register indicates of display data RAM to display top line of liquid crystal display. Bit data (DB<0.5>) of the display start line set instruction is latched in display start line register. Latched data is transferred to the Z address counter while FRM is high, presetting the Z address counter. It is used for scrolling of the liquid crystal display screen.